GSP
Quick Navigator

Search Site

Unix VPS
A - Starter
B - Basic
C - Preferred
D - Commercial
MPS - Dedicated
Previous VPSs
* Sign Up! *

Support
Contact Us
Online Help
Handbooks
Domain Status
Man Pages

FAQ
Virtual Servers
Pricing
Billing
Technical

Network
Facilities
Connectivity
Topology Map

Miscellaneous
Server Agreement
Year 2038
Credits
 

USA Flag

 

 

Man Pages
Netlist::ContAssign(3) User Contributed Perl Documentation Netlist::ContAssign(3)

Verilog::Netlist::ContAssign - ContAssign assignment

  use Verilog::Netlist;

  ...
  foreach my $cont ($module->statements)
    print $cont->name;

A Verilog::Netlist::ContAssign object is created by Verilog::Netlist for every continuous assignment statement in the current module.

See also Verilog::Netlist::Subclass for additional accessors and methods.
$self->keyword
Keyword used to declare the assignment. Currently "assign" is the only supported value.
$self->lhs
Left hand side of the assignment.
$self->module
Pointer to the module the cell is in.
$self->netlist
Reference to the Verilog::Netlist the cell is under.
$self->rhs
Right hand side of the assignment.

See also Verilog::Netlist::Subclass for additional accessors and methods.
$self->dump
Prints debugging information for this cell.

Verilog-Perl is part of the <https://www.veripool.org/> free Verilog EDA software tool suite. The latest version is available from CPAN and from <https://www.veripool.org/verilog-perl>.

Copyright 2000-2021 by Wilson Snyder. This package is free software; you can redistribute it and/or modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl Artistic License Version 2.0.

Wilson Snyder <wsnyder@wsnyder.org>

Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist
2021-06-06 perl v5.32.1

Search for    or go to Top of page |  Section 3 |  Main Index

Powered by GSP Visit the GSP FreeBSD Man Page Interface.
Output converted with ManDoc.