GSP
Quick Navigator

Search Site

Unix VPS
A - Starter
B - Basic
C - Preferred
D - Commercial
MPS - Dedicated
Previous VPSs
* Sign Up! *

Support
Contact Us
Online Help
Handbooks
Domain Status
Man Pages

FAQ
Virtual Servers
Pricing
Billing
Technical

Network
Facilities
Connectivity
Topology Map

Miscellaneous
Server Agreement
Year 2038
Credits
 

USA Flag

 

 

Man Pages


Manual Reference Pages  -  VERILOG::NETLIST::PIN (3)

.ds Aq ’

NAME

Verilog::Netlist::Pin - Pin on a Verilog Cell

CONTENTS

SYNOPSIS



  use Verilog::Netlist;

  ...
  my $pin = $cell->find_pin (pinname);
  print $pin->name;



DESCRIPTION

A Verilog::Netlist::Pin object is created by Verilog::Netlist::Cell for for each pin connection on a cell. A Pin connects a net in the current design to a port on the instantiated cell’s module.

ACCESSORS

See also Verilog::Netlist::Subclass for additional accessors and methods.
$self->cell Reference to the Verilog::Netlist::Cell the pin is under.
$self->comment Returns any comments following the definition. keep_comments=>1 must be passed to Verilog::Netlist::new for comments to be retained.
$self->delete Delete the pin from the cell it’s under.
$self->module Reference to the Verilog::Netlist::Module the pin is in.
$self->name The name of the pin. May have extra characters to make vectors connect, generally portname is a more readable version. There may be multiple pins with the same portname, only one pin has a given name.
$self->net Reference to the Verilog::Netlist::Net the pin connects to. Only valid after a link.
$self->netlist Reference to the Verilog::Netlist the pin is in.
$self->netname The net name the pin connects to.
$self->portname The name of the port connected to.
$self->port Reference to the Verilog::Netlist::Port the pin connects to. Only valid after a link.

MEMBER FUNCTIONS

See also Verilog::Netlist::Subclass for additional accessors and methods.
$self->lint Checks the pin for errors. Normally called by Verilog::Netlist::lint.
$self->dump Prints debugging information for this pin.

DISTRIBUTION

Verilog-Perl is part of the <http://www.veripool.org/> free Verilog EDA software tool suite. The latest version is available from CPAN and from <http://www.veripool.org/verilog-perl>.

Copyright 2000-2016 by Wilson Snyder. This package is free software; you can redistribute it and/or modify it under the terms of either the GNU Lesser General Public License Version 3 or the Perl Artistic License Version 2.0.

AUTHORS

Wilson Snyder <wsnyder@wsnyder.org>

SEE ALSO

Verilog-Perl, Verilog::Netlist::Subclass Verilog::Netlist
Search for    or go to Top of page |  Section 3 |  Main Index


perl v5.20.3 NETLIST::PIN (3) 2016-02-02

Powered by GSP Visit the GSP FreeBSD Man Page Interface.
Output converted with manServer 1.07.